JTAG Header Pinout for FPGA/CPLD Applications (Comcom Electronics Standard)

pinout

This page is not maintained any more. Please visit this page

Pin Name Direction Description 1 TCK Test Clock 2 GND Ground 3 TDI Test Data Input 4 GND Ground 5 TDO Test Data Output 6 VCC Power Supply 7 TMS Test Mode Select 8 TRS Test Reset

Source: www.comcom.ru